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1Neuro-Fuzzy Chip to Handle Complex Tasks with Analog Performance
Abstract
This Paper presents a mixed-signal neuro-fuzzy controller chip which, in terms of
power consumption, input-output delay and precision performs as a fully analog
implementation. However, it has much larger complexity than its purely analog
counterparts. This combination of performance and complexity is achieved through
the use of a mixed-signal architecture consisting of a programmable analog core of
reduced complexity, and a strategy, and the associated mixed-signal circuitry, to
cover the whole input space through the dynamic programming of this core [1].
Since errors and delays are proportional to the reduced number of fuzzy rules
included in the analog core, they are much smaller than in the case where the whole
rule set is implemented by analog circuitry. Also, the area and the power
consumption of the new architecture are smaller than those of its purely analog
counterparts simply because most rules are implemented through programming.
The Paper presents a set of building blocks associated to this architecture, and gives
results for an exemplary prototype. This prototype, called MFCON, has been
realized in a CMOS 0.7µm standard technology. It has two inputs, implements 64
rules and features 500ns of input to output delay with 16mW of power consumption.
Results from the chip in a control application with  a DC motor are also provided.
I.  INTRODUCTION
Associative Memory Networks, as the CMAC network, the B-spline Network, Radial Basis
Function Network or Fuzzy Systems [2] perform a partition of the input space and generate the
output from data related to small areas around the input vector. This fact provides network
transparency and allows the introduction of structured knowledge, as in the Fuzzy Systems, which
has become a major advantage to design control systems quickly. On the other hand, the number
of basis functions (rules in a fuzzy system) grows exponentially with the input space dimension in
Associative Memory Networks, which is their main disadvantage.
Implementations of large control algorithms with many variables are usually carried out by
software in powerful computers [3][4]. This works for systems where just mechanical or thermal
processes are involved, with time constants above one second, thus the input-output delay of the
control action is not very demanding. However, if faster processes are going to be faced, as those
in motion control and power systems, special purpose hardware could be necessary or perform
better than the previous approach. To cope with complex control tasks in the range of milliseconds,
general purpose microprocessors or DSPs, or those with a special set of instructions are the best
2choice [5][6]. However, to manage delays of few milliseconds and down to the microsecond and
even nanosecond range, special purpose ASICs are required [7][8][9]. 
Digital ASICS [10][11] are robust because they work with digital signals, thus they can
handle more complex tasks. On the other hand, they need the outer shell of analog circuitry to build
the interface with sensors and actuators. Analog circuits [12][13][14][15][16] are considered good
candidates to implement neural networks, despite their sensitivity to errors and noise, because the
precision requirements are supposed low. However, the latter is not as true in ANN as in other
networks with a high redundancy as the multilayer perceptrons, due to the fact that just a few nodes
and parameters determine the output, thus errors in these nodes modify the output and are not
compensated or corrected by other nodes. Thus, if the input dimension grows and hence the system
complexity, errors are difficult to keep bounded. The most complex pure monolithic analog fuzzy
controllers implement around 15 rules (basis functions) [13][14]. Nevertheless, since analog
circuits provide the best efficiency in terms of area and power/speed ratio, it would be desirable to
be able to increase their complexity to manage problems as motor control, where complexities
above 25 rules are common [5]. Their straight interface to the plant and faster operation allow them
to get better results in terms of less overshoot, smaller settling time, oscillations or ripple voltages
or currents [7][9].
In order to build larger analog circuits with bounded errors, we could exploit the inherent
tuning capabilities learning procedures have. However, this is only useful if the learning algorithm
is implemented on-chip or with the chip-in-a-loop [17]. The first approach increases the
requirements on hardware, because we need precise circuits for the learning part as well as fine
tunable nodes in the remaining architecture [18]. The second approach still needs tunable nodes
but takes advantage of an external computer to perform precise computations. The main drawback
here is that the resulting controller is more expensive because of the need of tuning. It is also less
3flexible, the process to get the controller becomes longer and begins to loss its main appeal. In
addition, the resulting controller is less autonomous to be used in embedded applications. Thus,
learning algorithms are many times used to get the programming parameters in a conventional
computer, then the result is put on silicon without further tuning [9].
Under such conditions, how could we increase the complexity of the networks while
processing in analog mode to keep a small delay, power consumption and area?. This paper shows
and implementation of the strategy in Fig.1 that exploits the local feature of ANNs to preserve the
advantages of analog implementations [1]. Since ANNs provide the output from just a few set of
nodes, we implement these nodes in an analog core and make it dynamically programmable to
compute the output for any input vector. The basis function identifier performs the input space
partition with a set of A/D converters. Note that these converters do not convert the input for further
computing, but just perform a coarse clustering to get the set of basis functions that determine the
output. This means we usually need only simple, as low as 3bits A/D converters for every input
dimension. The output of the converters is used to address a data base which stores the
programming data for the analog core. Once the programming data are in the programming bus,
the controller is able to provide the output because the core processes the input with analog circuits.
Since the input to output signal path is entirely analog, the analog performance is preserved as long
as the programming time is just a fraction of the analog core delay. In addition, small analog cores
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Fig. 1. Strategy to increase the complexity 
4can be carefully designed to bound the error at output and be multiplexed dynamically to
implement a large number of rules. This solves the problem of facing complex tasks while
preserves a small input-output delay time, and even good performance in terms of area and power
consumption. Section II briefly describes this strategy and the resulting mixed-signal high-
complexity fuzzy architecture; Sections III and IV describe the implementation of the high level
building blocks in this architecture; and Section V provides experimental results of the MFCON
prototype based on the previous approach that has been implemented in standard technology as
well as results from a control application example. Finally, conclusions are collected in Section VI. 
II.  MIXED-SIGNAL HIGH-COMPLEXITY FUZZY CONTROLLER ARCHITECTURE
The proposed controller is based on a zero-order Takagi-Sugeno fuzzy system whose rules,
 
have singletons in the consequents. The surface response is interpolated from the singletons as 
(1)
where the multi-dimensional basis functions  are evaluated by extracting the minimum from
the values of the one-dimensional membership functions  associated to the k-th rule, 
and  are chosen to generate a lattice partition of the input space [19] [20] − see Fig.2(a) for
illustration of lattice partitions.
This type of inference with lattice partitions has been employed in different implementations.
Its advantages are simplicity, generality and ease of programmability  [21] [22]. As a counterpart,
the number of rules needed to perform a good approximation becomes prohibitively large as the
number of inputs increases [20]. Since in fully-analog implementations the errors and parasitic
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5capacitances at the global computation nodes grow with the number of rules, these errors become
very large, thus degrading the global accuracy and input-output delay. 
The architecture used herein overcomes this problem by using the decomposition property
presented in [23] [24]. The input space is split into subspaces defined by the lattice partition; see
Fig.2(a) for illustration. Within each subspace the corresponding piece of the surface response −
see drawing at the right in Fig.2(a) − is captured by the simplest fuzzy system within this subspace,
a system of just two rules per input [23] [24]. Interestingly, the structure of this simplest fuzzy
system remains the same for all subspaces; only some parameters must be tuned in order to fit the
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6surface response within each subspace. Thus, the strategy adopted here consists of: a)
implementing a programmable analog fuzzy core for the simplest fuzzy system; b) locating the
subspace corresponding to the applied inputs; c) mapping the actual subspace location onto a set
of corresponding programming signals for the analog fuzzy core. Outputs are then computed by
the analog core driven by the inputs and the subspace programming signals. Since errors and input-
output delay are basically determined by the simple analog core, they can be kept bounded even in
very complex controllers.
From now on, the generic subspace, labelled Cmn in Fig.2(a), will be called interpolation
interval. Fig.2(b) shows the proposed fuzzy controller architecture for a case with  inputs, 
labels per input − thus  rules −, and where digital words of -bits per singleton are used to
represent the singleton values. Two parts are clearly identified. The Analog Core at the top
implements the simplest fuzzy system. The Multiplexing Blocks Set delivers the programming
signals corresponding to the interpolation interval to which the actual inputs belong. 
In the Multiplexing Blocks Set, a battery of simple and fast AD converters − just three bits if
seven labels per input are considered − is used to codify the interpolation intervals. The digital
word  of   1 bits provided by these converters drives the Rule
Antecedent Programmer, which provides a set of analog programming values,
, (2)
and the Rule Consequent Programmer, which provides a set of digital programming values,
 . (3)
These are used to program the antecedent and the consequent blocks of the Analog Core,
respectively.
1.  means the next superior integer of .
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7This system operates in asynchronous and continuous-time mode, so that its input/output delay
is bounded only by the intrinsic circuit response time. In order to preserve the analog performance,
the multiplexing blocks must be designed to minimize their effects on global parameters, such as
the input/output delay, errors, etc. In the following, we will describe the implementation of the
blocks in Fig.2(b). This description includes considerations pertaining to a general case and details
pertaining to the bidimensional case implemented at the MFCON controller prototype.
III. ANALOG CORE
The analog core of Fig.2(b) implements the Takagi-Sugeno algorithm in (1) in a controller with
two inputs, therefore four rules, which has a generic interpolation interval as the input space − see
Fig.3(a). The circuitry is based on that previously reported by the authors in [14], although some
important modifications have been made to incorporate programmability, as well as to save area
and power. 
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Fig. 3. (a) Interpolation interval and related parameters, (b) analog core architecture, (c) input block, (d) rule block 
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8The core is composed of instances of two main building blocks, namely the Input Block − see
Fig.3(c) − and the Rule Block − see Fig.3(d). There is one Input Block per input, hence two in total;
and one Rule Block per rule of the simplest fuzzy system, hence four in total. These six blocks are
wired as depicted in Fig.3(b) to form the core. Programming of the input blocks is made through
voltages that locate the center of the interpolation interval − see Fig.3(a). On the other hand,
programming of the rule blocks is realized through digital signals which codify the singleton
values.
Note that rules R1 and R3 in Fig.3(a) are rules R2 and R4, respectively, in the interval located at
left of that depicted in the figure. This means that a rearrangement of the rules is required when
there is a change of the interpolation interval and the core is programmed. This rearrangement is
realized by analog multiplexors in other programmable architectures [13][25]; here, however, the
core architecture is fixed, and the rearrangement is realized by digital multiplexors in the
programming interface − details are found in Section IV.E. On the one hand, this strategy is much
more robust; on the other, it yields a significant reduction of errors, delays and interferences.
A. Input Block Circuitry
As Fig.3(c) shows, the input block accepts two types of inputs, the set of controller inputs 
and the set of programming signals ; and delivers two sets of  outputs. Fig.4(b) shows the
schematics of the input block. The front-end differential amplifier is employed to obtain the
membership functions associated to labels  and  (see Fig.3(a)). Hence, programmability of
the central point location is readily implemented by driving the differential pair with the voltage
. Also, since these membership functions are complementary, a simple differential pair suffices
to provide both, as Fig.4(a) illustrates. This is exploited to simplify the implementation of the
minimum operator by using De Morgan’s Law, i.e. with complement plus maximum circuits. 
Note in Fig.4(b) that the differential pair outputs are replicated by current mirrors and then used
xi
Ep 2
M 1–
Xia Xib
Ep
9to drive the so-called input cells of the minimum circuit [26]. The output cell of this circuit is
implemented in the Rule Block − see Fig.3(d). For a given set of currents associated to
corresponding minimum circuit input cells, the maximum among them is selected by wiring the
output nodes of these cells, see Fig.4(b), to the node  of Fig.3(d). 
Table 1 gives some expressions related to circuit design and performance. 
in Table 1 is the large signal gain transconductance factor of the Mi transistor in Fig.4(b) and 
and  are the NMOS and PMOS transistor threshold voltages, respectively. Note that the Input
Block constitutes the global input interface, thus its input range is also the controller input range.
IQ
sib sia
sia sib
xiEp,0
gm
Epxi
VQB
VQT
Vp
VGib1 VGib2VGia1VGia2
minimum circuit input cell "min-inp"
membership function circuit core(b)(a)
Fig. 4. (a) Differential pair, (b) Input Block schematic
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Table 1: Main design equations for the Input Block
Input range
Membership function shape
Power consumption  ,   in Fig.4
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Voltages  and  are generated to keep MET and MEB in the top mirror, as well as MQT and
M Q B  i n  t h e  bo t to m mi r ro r,  i n  t h e  s a tu ra t i on  r eg io n ,  w h ich  means
 and  .  These
voltages are obtained from the bias circuits in Fig.4(b). The parameter  is chosen to
obtain the desired smoothness, which improves for smaller values of  − see Fig.5. A bias current
 is added to the differential pair output in Fig.4(b) to prevent the transistors at the top mirror
from entering in weak inversion, which would degrade the dynamic response.
B.  Rule Block and Output
Fig.3(d) shows the operators within the generic high level Rule Block, while Fig.6 shows its
CMOS implementation in the MFCON chip prototype, and Table 2 its main design equations. First,
as already said above, the minimum circuit output cell provides the rule antecedent output  in
Fig.6, where  is needed to perform the complement at output required by De Morgan’s law and
 provides a path to discharge node . Thus, the normalization is performed in every rule block
by the normalization circuit unit cell in Fig.6 [14] to obtain . The bias current source  and
the sink transistor  are shared by all rule blocks in the analog core. Every normalization circuit
output is reflected by a PMOS current mirror and weighted by the singleton value  − represented
by the binary code  in Fig.6; also the current offset  is added to improve the dynamic
performance. This weighting is carried out by a digitally programmable current mirror. However,
Vp VQT
Vp VDD VT0p IQ βET⁄ IQ βEB⁄+ +( )–≤ VQT VT0n IQ βQB⁄ IQ βQT⁄+ +≥
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the dynamical programming of the mirror can cause large current spikes at output unless a special
design is made. This design introduces the top branches at Fig.6 that are controlled by ,
thus they drive some current when their associated switch in the output branch governed by
 is ON, and vice versa. This guarantees that transistors in the current mirror are always in
the saturation region, and never in the ohmic region. Since transitions from the ohmic to the
saturation region were found to be the cause of the large spikes at output, the latter are reduced
drastically with the proposed design.
Since the singleton weighting circuit provides a current as output, and the final processing step
of the algorithm is the addition of these currents, we just wire up the rule block outputs, as Fig.3(b)
Table 2: Main design equations for the Rule Block.
Rule 
anteced-
ent out-
put
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ization 
circuit 
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illustrates, to exploit KCL and obtain a current which enters the global output node. However, we
still reflect this output current with a current mirror to get a current that leaves the controller. The
output current range is , thus 150µA FSO (Full Scale Output) for the chip of
this Paper. Fig.7 shows the output of the analog core for an interpolation interval of MFCON as
measured in the laboratory.
With respect to errors, note first that those of systematic nature are minimized by using
symmetrical structures and cascode transistors. Hence, most important errors are of random nature,
due to transistor mismatches. The boundary at a given fuzzy set core [20] or interpolation point is
determined by , where  and  are found in Table 2. The
Mo (W/L) MC (W/L) Mbl (W/L) Mtl (W/L) MPSC(W/L) MPS (W/L) MA (W/L) MYB (W/L) MYT (W/L)
9µm/4.4µm 9µm/0.8µm 13µm/5µm 5µm/13µm 25µm/0.8µm 25µm/4µm 40µm/10µm 10µm/4µm 10µm/0.8µm
ISS Ioff MPpolIc(W/L) IpolIc MPTIc(W/L) MPBIc(W/L) IC MPpolMc(W/L) IpolMc
10µA 10µA 5µm/18µm 5µA 16µm/10µm 16µm/0.8µm 30µA 10µm/8µm 5µA
MIb(W/L) Ib MPY(W/L) MPYC(W/L) MST(W/L) MSB(W/L) MOT(W/L) MOB(W/L)
1.2µm/13.6µm 0.5µA 20µm/4µm 20µm/0.8µm 20µm/0.8µm 20µm/4µm 12µm/0.8µm 12µm/6µm
dl0 dl1 dl3
VpolMc
VGl
Anor Bnor
yl
dl0 dl1 dl3
1 1 2 8
normalization circuit unit cell
singleton weighting circuitryminimum circuit output cell
Fig. 6. Rule Block schematic
Ib
IC
Msink
Ioff
IoffIoff Ioff
ISS
IC
Ib
Ib
IC
VpolMcMPpolMc
IpolMc
VSB
VST
ISS ISS Ioff
Ioff
MPS
MPSC
MA
Mbl
MO
MC
MSB
MST
MPY
MPYCMYB
MYT
Ioff
MOB
MOT
VpolIc
MPTIc
MPBIc
Ol
MPpolIc
IpolIc
MIb
dl2
dl2
Ioff
4
wl
wl*
Mtl
0  ISS 2
S 1–( )×,[ ]
σ
2 y( ) σ2 yIss( ) 3σ
2 y0( )+= σ2 yIss( ) σ
2 y0( )
13
latter are the variances associated to maximum and minimum output rules, respectively, whose
nominal currents are  and zero if fulfils at the
normalization circuit, where  is the minimun value at the normalization circuit input. Since
many parameters have to be set to fit the estimated error into a specified boundary, a software
mathematical assistant is required. The design of this Paper was made to get 3σ below 10% FSO.
The choice in this chip for the offset current in Fig.6 was  and .
However, smaller values of this offset current achieve a considerable reduction of the error, while
the dynamic response is not much affected.
IV. MULTIPLEXING BLOCK SET
C.  Interval Selector 
This block comprises a battery of  A/D converter blocks, as Fig.8(a) shows. A simple and fast
A/D flash converter − see Fig.8(b) − is the best choice since high-speed asynchronous operation is
required, and low resolution is enough − note that the number of labels L is seldom higher than
seven in most control applications. In addition, the converter comparators are designed to have
hysteresis, and a priority coder is used to convert the thermometer code into a Gray code. 
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It is important to note that these converters are not in the signal path, but in the control path;
also, they do not encode the input signal to be digitally processed, but just cluster the input space
into regions. Therefore, the proposed fast flash A/D converters can readily accomplish the
resolution requirements, and the input-output delay of the overall controller is hardly affected by
the programming circuitry around the analog core which processes the input signal. Specifically,
the estimated delay for this block in the controller presented in this Paper is 60 ns, for an input
overdrive of 50mV from the reference voltage. This delay is around 10% of the measured global
controller input-output delay.
There are three basic elements which make up the Interval Selector block in Fig.8(b): an array
of linear resistors, a Gray encoder and an analog comparator with hysteresis. The arrays of linear
resistors in the converters provide the reference values  in Fig.8(b), which determine the
interpolation interval bounds. In addition, they also generate the whole set of programming values
 − see Fig.8(b) and Fig.3(b). Note that, if the partition is the same for all input dimensions, only
one resistor array may be shared by the converters as long as the comparators have high impedance
inputs, which saves area and power consumption. A conventional, serpentine-shaped polysilicon
strip has been used to implement this element, while the Gray encoder has been designed with
A/D
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xM
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Fig. 8. Interval selector building blocks: (a) battery of converters, (b) A/D flash converter structure
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CMOS logic gates of minimum size. 
On the other hand, Fig.9(a) shows the simple three-stage comparator with hysteresis that has
been implemented in MFCON, whose schematic is depicted in Fig.9(c). The input stage is a CMOS
differential amplifier which provides high impedance inputs. The hysteresis stage, comprises a
simple CMOS inverter comparator, and two complementary PMOS and NMOS current switches
controlled by the inverter output vAO, which implements the positive feedback to get hysteresis.
Finally the output stage, is another simple CMOS inverter. 
+
−
+
−
Eref
vin 
vout
Eref voutvA
Mp
Mn
IP H
IPH
(b)
(a)
vAO
Fig. 9. Comparator with hysteresis: (a) Symbol and ideal transference curve, (b) Multi-stage comparator with 
hysteresis used in MFCON, (c) Input stage, hysteresis and output stages schematic
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The switches in the second stage allow us to either connect or disconnect the current sources
IPH to the input inverter node vA; this either adds or substracts current at this node, thereby forcing
the reference voltage of the comparator to be either  or , respectively (see Fig.9(b).
First-order calculations obtains,
, (4)
where gm is the small-signal transconductance of the differential stage; and , if
 and , where  are the output resistances of the
circuitry which implements the current sources IPH − see right part of Fig.9(c), and
 are the ON resistances of the NMOS and PMOS switches, respectively. The
expression above shows that the hysteresis can be controlled by the current source IPH, which is
derived from an external bias current IPOLH. 
The Table in Fig.9 shows the sizes of the transistors in Fig.9(c) as used in MFCON. They have
been designed to cope with the requirements of gain, common mode range, power consumption
and errors, from the simulations and analytical expressions reported in [27].
D. Rule Antecedent Programmer 
The main requirements for this block are high-speed operation, as well as design simplicity,
reliability and compactness. Because every element  in  must be selected from the
whole set of programming values  in Fig.8(b), this block comprises a battery of  digitally
controlled analog multiplexor cells, as Fig.10(a) shows. Fig.10(b) shows the internal structure of
an analog multiplexor cell, which is composed of analog switches (CMOS transmission gates), and
a Gray decoder which provides the digital control signals for the switches. Both elements are well-
known CMOS building blocks and their design will not be explained here. The estimated input-
ETH+ ETH  –
ETH+
IPHn
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----------= ETH  –
IPHp
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----------–=
IPHn IPHp IPH≈ ≈
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output delay for this block, obtained from simulations, is negligible in comparison with the Interval
Selector input-output delay.
E. Rule Consequents Programmer
 Every element  in  is an S-bit digital value, which must be selected from the whole
set of singleton values , for , hence this block must store and address efficiently up
to  data bits in a digital memory. Besides, it must implement two ways to address these data,
one for writing or reading data for external programming (i.e. to program the controller with the
proper rule set), and another one for internal accesses, to get the set  from the address
provided by the Interval Selector. This internal read interface must be asynchronous and fast
enough to cope with the speed and continuous time requirements of the controller. It must also
provide the whole set ( ) in one step and in the proper order. 
Because of the input space lattice partition, every generic fuzzy rule  belongs to 
different adjacent interpolation intervals, thus the corresponding singleton value  can belong
to different programming sets − see example in Fig.11(a). Besides, this shared rule is in different
positions depending on the interval it contributes, hence the corresponding singleton value 
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Fig. 10. Rule Antecedent Programmer: (a) Arrangement of Analog Multiplexor Cells, (b) Cell internal structure 
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must appear in different locations in the programming bus − see Fig.11(b), because this bus is fixed
in the Analog Core side as discussed in Section III.
The design of this block is based on the generic conceptual architecture for internal accesses
depicted in Fig.12(a). The figure shows how the data are distributed into different blocks of
Memory Cells, which contain subsets of singleton values which will never be addressed
simultaneously. For a given address, the Row Selector selects one row per Memory Cell block
simultaneously, thus all needed singleton values are ready to be accessed. At the same time, the
Cmn
C(m-1)(n-1) Cm(n-1)
C(m-1)n
Rmn
ε1m ε1m+1ε1m-1
ε2n
ε2n+1
ε2n-1
(a)
(b)
Fig. 11. (a) Rmn is active rule in four adjacent intervals: ,  (b) 
Rule order and programming bus example for two adjacent intervals 
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Column Selector controls the multiplexor to locate properly every singleton value in the
programming bus. Fig.12(b) illustrates the timing of these accesses. 
Fig.13 illustrates the organization and interfaces of the building blocks in the CMOS
implementation of the Rule Consequent Programmer in MFCON based on Fig.12(a). These blocks
are Memory Cells, Row Selector, Column Selector for Internal Accesses and Column Selector for
External Accesses.
The basic building block of the Memory Cell blocks in MFCON is shown in Fig.14(a). It
comprises four one-bit memory basic cells, associated to two different Memory Cell Blocks in
Fig.12(a). Specifically, row n in Fig.14(a) comprises one-bit basic memory cells (m,n) and
(m+1,n), which belong to the Memory Cell Block 2, while row n+1 comprises the cells (m,n+1)
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Fig. 13. Organization of the different building blocks used in the CMOS implementation of the Rule 
Consequent Programmer in MFCON.
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and (m+1,n+1) which belong to the Memory Cell Block 1. For internal read accesses, switches sm
and sm+1 are open, thus memory cells (m,n) and (m+1,n) are in different column lines in the
Memory Cell Block 2, while (m,n+1) and (m+1,n+1) are in different column lines in the Memory
Cell Block 1. Therefore, the four stored bits can be read simultaneously if both row lines are
selected for internal accesses. However, for external accesses, switches sm and sm+1 are closed, so
memory cells (m,n) and (m+1,n) belong to the same column line, as well as (m,n+1) and
(m+1,n+1). Thus, the whole block is configured to be accessed as a two-row, two-column
conventional memory block, and the memory is a conventional RAM for external accesses.
Fig.14(b) shows the elements in one column of the basic building block in Fig.14(a). The one-bit
basic memory cell used in MFCON (enclosed in dash square in Fig.14(b)), is a single-ended bit-
line static CMOS cell [28], which is common in register files and multiport memories. Because of
the flexibility in changing its configuration, and its robustness [29], this cell results very suitable
for the reconfiguration requirements of this application. Fig.14(b) also shows the switches for
reconfiguration and the latches for regenerating the logic levels. The transistor sizes in the memory
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cell have been determined from the design recommendations in [28].
The Row Selector activates the proper row selection lines after decoding the access type (read/
write) and origin (internal/external) and the corresponding subset of address lines − see Fig.13. For
external accesses the block works as a conventional binary decoder, while for internal accesses it
works as a Gray decoder which activates simultaneously several row selection lines per access, one
per Memory Cell block considered. Fig.15(a) illustrates the conceptual architecture and interfaces,
while Fig.15(b) illustrates the basic building block of the Row Selector as implemented in
MFCON.
Because internal accesses are always for reading, the Column Selector for Internal Accesses
comprises a battery of properly sized multiplexors with shared control lines, as Fig.15(c)
illustrates, where the conceptual architecture and interfaces of this block in MFCON are shown.
Because column data lines are properly wired to the multiplexor inputs, the control block can be
Dec Bin
3:8 0
1
2
3
4
5
6
7
D2
D1
D0
Ena
Sel_FWR1
Sel_FRD1
Sel_FWR2
Sel_FRD2
Sel_FWR3
Sel_FRD3
Sel_FWR4
Sel_FRD4
Sel_FWR5
Sel_FRD5
Sel_FWR6
Sel_FRD6
Sel_FWR7
Sel_FRD7
Sel_FWR8
Sel_FRD8
Sele_F1
Sele_F2
Sele_F3
Sele_F5
Sele_F5
Sele_F6
Sele_F7
Sele_F8
 Dec Gray
0
1
2
3
4
5
6
7
D2
D1
D0
Ena
Seli_F1
Seli_F2
Seli_F3
Seli_F5
Seli_F5
Seli_F6
Seli_F7
Seli_F8
MUX_SEL
WR_RD
Ext
External
Address
Internal
Address
AExt[2:0]
AInt[2:0]
3
2
Row Selector
Basic
Building Cell
AD Bits 
Ext.
AD Bitsr
Int.
Ext
Ext WR_RD
WR_RD
Sel_FWRi
Sel_FRDi
ExtExt WR_RD
WR_RD
Ext Ext
WR_RDWR_RD
Sel_FWRi
Sel_FRDi
AD Bit
Ext.
AD Bit
Int.
Col.1 Col.2 Col.3 Col.4 Col.5 Col.6 Col.7 Col.8 Col.9 Col.10 Col.11 Col.12 Col.13 Col.14 Col.15 Col.16
4
y*mn
MUX1 16x1
4
y*m+1n+1
MUX4 16x1
4
y*mn+1
MUX3 16x1
4
y*m+1n
MUX2 16x14 4 4 4CC CC
WIRING
Memory Cell blocks Interface
Analog Core Interface
4C
Column 
Selection
Control
3
3
ADm
ADn
M
em
ory C
ell blocks interface
In
te
rv
al
 S
el
ec
to
r
In
te
rf
ac
e
Fig. 15. (a) Row Selector conceptual architecture, and (b) Basic building block, (c) Column Selector for Internal 
Accesses conceptual architecture
(a) (b)
(c)
22
very simple. 
The Column Selector for External Accesses comprises a control block and a multiplexor per
output line − see Fig.13. The control block contains a decoder which activates the proper column
selection lines by decoding a subset of the corresponding address lines for write accesses. On the
other hand, the multiplexors are controlled by the same subset of address lines to provide the data
in read accesses. 
V. STATIC AND DYNAMIC PERFORMANCES OF MFCON
The MFCON controller prototype has been integrated in a single-poly, double-metal CMOS
0.7µm technology offered in EUROPRACTICE. The chip was simulated with HSPICE and
designed with Design Frame Work II. It implements the architecture of Fig.2 with two inputs
( ), eight labels per input ( ), and four bits per singleton ( ). Fig.16(a) shows
a microphotograph of the chip, and Fig.16(b) shows the floorplan of the chip with the blocks and
their sizes. Conservative layout strategies have been adopted; particularly, the analog circuitry has
been placed far away from the digital one, with large isolation guard rings in between 1. Also, in
order to further reduce interferences between these parts, separate pins and lines have been
employed for the analog supply, the digital supply, and the ground [30].
1.  The area occupation of this chips, around 5mm2, is much larger than needed. Since 5mm2 is the minimum area for
MPW projects, largely conservative layout floorplanning strategies have been adopted regarding the separation of analog
and digital parts. 
M 2= L 8= S 4=
Fig. 16. (a) Microphotography and (b) Floor plan of the chip
PADS area
MEMORY
A/D_C 
W_SEL
ANALOG
CORE
VO
0.84 mm2
0.30 mm2 0.27 mm2
0.02
Rings Guard
 mm2
(a) (b)
23
 Fig.17(a) shows the chip pin-out, while Fig.17(b) shows the digital and analog interfaces with
the pins grouped in buses. On the one hand, the digital interface corresponds to a typical
asynchronous peripheral for microcontroller-based systems, with an input address bus (A{0:5}), a
bidirectional data bus (D{0:3}) and a control bus (COM, W-R). On the other hand, the analog
interface is composed of the controller input and output signals, and a few off-chip bias signals to
simplify testing of the prototype. These signals should be generated on-chip in a marketable final
version. 
The fuzzy controller inputs are  and , which are driven by voltage mode signals in the range
from 2.0V to 4.8 V. The primary fuzzy controller output is  − a current signal in the range from
0µA to 150µA. A voltage output is also provided at . This voltage is obtained by applying a
replica of  to an on-chip polysilicon resistor. Every singleton value  is a four-bit digital word
which encodes sixteen uniformly distributed analog values in the output current range. 
Fig.18 and Fig.19 show some experimental results obtained from the test environment.
Fig.18(a) depicts a section of a measured DC control surface, and Fig.18(b) shows the transient
response to a step input. The former illustrates the response (bottom) to a ramp in one input (top)
while the other input remains constant, in a kind of mexican hat surface. The latter corresponds to
Fig. 17.  Fuzzy controller chip: (a) pin-out; (b) interfaces
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a falling edge in one input which forces the output to change from its maximum to its minimum
value, as well as to jump to a different interpolation interval, which means a dynamic programming
of the analog core. The measured delay time is around 500ns. Since the oscilloscope is not able to
sense currents, previous measurements are voltages in the output . With regard to Fig.19(b) and
Fig.19(d), they are built with data obtained from a data acquisition board, where the current output
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)
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Fig. 18. Measured results: (a) DC nonlinear control surface section, (b) transient falling edge step response.
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Fig. 19. Control surface measured results: (a) programming rule matrix I, (b) nonlinear control surface I, (c) 
programing rule matrix II and (d) nonlinear control surface II 
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of the chip is externally converted into a digital word and processed. Both figures illustrate the
ability of the controller to interpolate functions. Finally, the measured chip power consumption was
around 16mW, which is obtained by sensing the current from the supply voltage sources. 
In addition, Fig.20 shows results from an example application with the chip in a control loop.
The task is the start of a DC motor controlled with a PWM DC-DC switching converter at 100kHz.
Fig.20(a) shows the control surface, while Fig.20(b) and Fig.20(c) show the motor speed (top) and
armature current (bottom) for both, the direct start and controlled soft-start, respectively. Note that
the speed rise time is similar in both, direct and controlled cases, while the initial current spike is
not present in the controlled case. Fig.20(d) shows how smooth the control is in the range of
microseconds. Finally, Fig.20(e) shows that the current is not got under control if the same strategy
is implemented with a microcontroller.
VI. CONCLUSIONS
The mixed-signal fuzzy controller chip presented in this Paper attains the performance levels of
fully analog controllers while overcoming their inherent limitations in terms of programmability
and complexity. This is achieved by employing the multiplexing strategy and architecture
presented by the authors in [1]. The data in Table 3 are intended to compare the MFCON chip to
  
Table 3: CMOS Analog implementation of Fuzzy Controllers
Features/
     CMOS Chips Manaresi [12] Guo [13] Vidal [14] Baturone [15] MFCON
 Complexity 9rules@2inputs
@2output
13rules@3inputs
@1output
16rules@2inputs
@1output
9rules@2inputs
@1output
64rules@2inputs
 @1output
 Technology 0.7µm CMOS 2.4µm CMOS 1µm CMOS 2.4µm CMOS 0.7µm CMOS
 Power 44mW@5V 550mW@10V 8.6mW@5V 21mW@5V 16mW@5V
 In/out Delay 570 ns 160 ns 471 ns 2000 ns 500 ns
 Precision No data No data 6.5% (3σ) No data 7.8%(3σ)
 Interface 
 (in@out)
volt@volt volt@volt volt@current volt@volt volt@current
 Programmability HIGH LOW HIGH HIGH HIGH
 Area 1.9 mm2 16.2 mm2 1.6 mm2 1.1 mm2 2.65 mm2 
 without pads
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other analog continuos-time CMOS controller chips which implement a similar inference
algorithm. 
 From Table 3 it is seen that the MFCON chip implements much more rules that the others. Note
also that this increased number of rules is not accompanied by a significant power consumption
increase; neither by an operation speed drop. Actually, regarding power consumption, only the
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Fig. 20. Start of a DC motor control example: Control surface (a); curves for the speed Vω and armature 
current VIm for direct (b) and controlled (c) start;  controlled start detail with MFCON (d) and  controlled 
start detail with microcontroller (e).
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prototype in [14] consumes less power than the MFCON chip, although it realizes four times less
rules. Regarding speed, the prototype in [13] is faster, although its power consumption is much
larger and its complexity much smaller. 
The data in Table 3 confirms that the proposed strategy actually overcomes the limitations of
purely analog controllers while keeping their performance advantages. For instance, a fully analog
controller designed by the authors [14] using similar circuitry yields 470ns and 8.6mW for 16 rules,
while the MFCON chip yields 500ns and 16mW for 64 rules. Advantages of the proposed
architecture become more evident as the number of rules and inputs increases [1]. Furthermore, the
proposed architecture is very well suited for the modular generation of complex fuzzy controllers.
Since it is based on the dynamical programming of an analog core, whose size −  rules −
depends just on the number of inputs M, we could have a reduced set of well-designed analog cores
(one input, two inputs, three inputs...) as cells. Every cell is valid for building controllers with a
different number of rules, while their performances must be quite similar in terms of errors, power
consumption and input-output delay. These cells could even be integrated in conventional
microcontrollers which would provide a very good control performance. 
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